



US005169793A

United States Patent [19][11] **Patent Number:** **5,169,793**

Okabe et al.

[45] **Date of Patent:** **Dec. 8, 1992**[54] **METHOD OF MAKING AN INSULATED GATE BIPOLAR TRANSISTOR HAVING GATE SHIELD REGION**

63-104481 5/1988 Japan

Primary Examiner—Olik Chaudhuri*Assistant Examiner*—Long Pham*Attorney, Agent, or Firm*—Cushman, Darby & Cushman[75] **Inventors:** Naoto Okabe, Chita; Tsuyoshi Yamamoto, Kariya; Naohito Kato, Kariya, all of Japan[73] **Assignee:** Nippondenso Co., Ltd., Kariya, Japan[21] **Appl. No.:** 710,721[22] **Filed:** Jun. 7, 1991[30] **Foreign Application Priority Data**

Jun. 8, 1990 [JP] Japan 2-151353

May 31, 1991 [JP] Japan 3-129382

[51] **Int. Cl.⁵** H01L 2/265; H01L 49/00[52] **U.S. Cl.** 437/31; 437/6; 257/328[58] **Field of Search** 437/31, 6; 357/23.4, 357/23.14[56] **References Cited****U.S. PATENT DOCUMENTS**

4,631,564 12/1986 Neilson et al. 357/23.4

4,682,195 7/1987 Yilmaz 357/23.4

4,990,975 2/1991 Hagino 357/23.4

5,084,401 1/1992 Hagino 437/41

5,095,343 3/1992 Kłodzinski et al. 357/23.4

FOREIGN PATENT DOCUMENTS

62-76671 4/1987 Japan

63-104480 5/1988 Japan

[57] **ABSTRACT**

A p type pad well layer is formed at the surface of an n⁻ type drain layer under a gate bonding pad and the surface thereof is provided with a p⁺⁺ type pad layer to be provided with lower resistivity. The p⁺⁺ type pad layer is connected with a source electrode through a contact hole. Since the gate electrode supplying each cell with gate potential is of a pattern having extensions in a comb-teeth form arranged along the boundary between the pad region and the cell region, there is present substantially no gate electrode under the pad. Hence, the introduction of impurities into the entire surface of the well layer under the pad region can be performed simultaneously with formation of p⁺⁺ type contact layers after the formation of the gate electrode, and accordingly, the low resistance p⁺⁺ type pad layer can be easily formed. The p⁺⁺ type pad layer serves as a low resistance path for allowing the holes flowing into the region under the pad region of the insulated gate bipolar transistor to escape to the source electrode, whereby occurrence of the latch up and increase in the turn-off time due to the minority carriers concentrating into the border portion cell located adjacent to the pad region can be prevented.

2 Claims, 16 Drawing Sheets